


U.S. Department of Commerce, Patent and Trademark Office		Atty Docket No.	Serial No.
		SP-3559 US	09/204,479
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant(s) #16	
(Use several sheets if necessary)		Tremblay, Marc; Joy, William	
		Filing Date	Group
		December 3, 1998	2155

Sheet 1 of 5

U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
29		6,212,544 B1	4/2001	Borkenhagen	709	103	
		6,144,609	11/2000	Lattimore	365	230.05	
		6,122,218	9/2000	Kang	365	230.05	
		6,092,175	7/2000	Levy	712	23	
		6,085,289	7/2000	Tactchen	711	118	
		6,078,544	6/2000	Park	365	230.05	
		6,055,620	4/2000	Paver	712	201	
		6,055,606	4/2000	Sharma	711	131	
		6,023,757	2/2000	Nishimoto	712	209	
		6,009,510	12/1999	Henry	712	204	
		5,982,699	11/1999	Dilbeck	365	230.05	
		5,974,538	10/1999	Wilmont II	712	218	
		5,946,262	8/1999	Randolph	365	230.05	
		5,959,931	9/1999	Ueda	365	230.05	
		5,951,674	9/1999	Morocho	712	210	
		5,925,123	7/1999	Tremblay	712	212	
		5,901,301	5/1999	Matsuo	395	388	
		5,890,000	3/1999	Aizikowitz	395	709	
		5,881,260	3/1999	Raje	712	210	
		5,872,963	2/1999	Bitar	395	580	
		5,860,113	1/1999	Tung	711	144	
		5,822,341	10/1998	Winterrowd	371	43.7	
		5,787,303	7/1998	Ishikawa	395	800.24	
		5,784,630	7/1998	Saito	395	800	
		5,778,243	7/1998	Aipperspach	395	800.11	
		5,761,470	6/1998	Yoshida	395	386	
		5,742,782	4/1998	Ito	395	386	
		5,742,557	4/1998	Gibbins	365	230.05	
		5,724,422	3/1998	Shang	713	190	
		5,721,868	2/1998	Yung	395	476	
		5,713,039	1/1998	Tran	395	800	


U.S. Department of Commerce, Patent and Trademark Office		Atty Docket No.	Serial No.
		SP-3209 US	09/204,479
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant(s) # 16	
(Use several sheets if necessary)		Tremblay, Marc; Joy, William	
		Filing Date	Group
		December 3, 1998	2155



Sheet 2 of 5

*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
22	5,699,551	12/1997	Taylor	711	207	
	5,689,674	11/1997	Griffith	395	393	
	5,664,154	9/1997	Purcell	711	167	
	5,642,325	6/1997	Ang	365	230.05	
	5,598,544	1/1997	Oshima	398	380	
	5,596,735	1/1997	Hervin	395	586	
	5,592,679	1/1997	Yung	395	476	
	5,581,718	12/1996	Grochowski	395	382	
	5,577,200	11/1996	Abramson	712	200	
	5,574,939	11/1996	Keckler	395	800	
	5,542,059	6/1996	Blomgren	395	375	
	5,537,561	7/1996	Nakajima	395	375	
	5,524,263	6/1996	Griffith	395	800	
	5,467,476	12/1995	Kawasaki	395	800	
	5,463,748	10/1995	Schwendinger	395	375	
	5,448,746	9/1995	Eickemeyer	395	800	
	5,440,714	8/1995	Wang	395	492	
	5,388,235	2/1995	Ikenaga	395	375	
	5,367,651	11/1994	Smith	395	700	
	5,301,340	4/1995	Cook	395	800	
	5,268,995	12/1993	Diefendorff	395	122	
	5,222,240	6/1993	Patel	395	775	
	5,155,824	10/1992	Edenfield	395	425	
	5,197,130	3/1993	Chen	395	325	
	5,187,791	2/1993	Baum	395	725	
	5,185,872	2/1993	Arnold	395	375	
	5,179,702	1/1993	Spix	395	650	
	5,179,681	1/1993	Jensen	395	425	
	5,111,431	6/1992	Garde	365	129.02	
	4,969,091	11/1990	Muller	364	200	
	4,502,111	2/1985	Riffe	364	200	
	4,228,497	10/1980	Gupta	364	200	


U.S. Department of Commerce, Patent and Trademark Office		Atty. Pocket No.	Serial No.
		SP-3289 US	09/204,479
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant(s) #16	
(Use several sheets if necessary)		Tremblay, Marc; Joy, William	
		Filing Date	Group
		December 3, 1998	2155



Sheet 3 of 5

Foreign Patent Documents							
Examiner Initial	Document Number	Date	Name	Class	Subclass	Translation	
DZ	0213843	3/1987	EP				
	0272150	6/1988	EP				
	0380854A2	9/1989	EP				
	0520425 A2	12/1992	EP				
	0520788 A2	12/1992	EP				
	0588341 A2	3/1994	EP				
	649085A1	4/1995	EP				
	0653706A2	5/1995	EP				
	0676691A2	10/1995	EP				
	0767425A2	4/1997	EP				
	0718758 A2	11/1995	EP				
	0718758	6/1996	EP				
	0730223A1	9/1996	EP				
	0962856 A2	12/1999	EP				
	WO096/27833	12/1996	WO				
	WO 98/06042	2/1998	WO				


U.S. Department of Commerce, Patent and Trademark Office	Atty. Packet No.	Serial No.
	SP-3239 US	09/204,479
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicant(s) # 16	
(Use several sheets if necessary)	Tremblay, Marc; Joy, William	
	Filing Date	Group
	December 3, 1998	2155



Sheet 4 of 5

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)		
29		IBM Technical Disclosure Bulletin, "Improved Misaligned Cache Access Using Dual Ports", vol. 39, No. 8, pp. 64-70, Aug. 1996.
		IBM Technical Disclosure Bulletin, "Improved Misaligned Cache Access Using Shadow Bits", vol. 39, No. 8, pp. 53-54, Aug. 1996.
		IBM Technical Disclosure Bulletin, "High Performance Variable-Length Macro Instruction Decode Buffer, vol. 35, No. 1B, pp. 365-366, Jun. 1992.
		"Technique for Reducing the Number of Registers Saved at a Context Swap" IBM Technical Disclosure Bulletin, vol. 33, no. 3A, August 1990, pages 234-235, XP000123918, US, IBM Corp. New York ISSN: 0018-8689
		"Technique to Improve Context Switching Performance in a CPU" IBM Technical Disclosure Bulletin, vol. 33, no. 3B, August 1990, pages 472-473, XP000124425, US, IBM Corp. New York ISSN: 0018-8689
		"Allocated Bits' for Machines with Vector Registers" IBM Technical Disclosure Bulletin, vol. 33, no. 3A, August 1990, pages 310-314, XP000123953, US, IBM Corp. New York ISSN: 0018-8689
		S.W. Keckler and W.J. Dally "Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism", Proceedings of the Annula International Symposium on Computer Aritecture, US, New York, IEEE, vol. SYMP. 19, 1992, pages 202-213, XP000325804, ISBN: 0-89791-510-6
		M. Fillo et al. "The M-Machine Multicomputer," Proceedings of the Annual International Symposium on Microarchitecture, U.S., Los Alamitos, IEEE Comp. Soc. Press, Vol. SYMP. 28, 1995, pages 146-156, XP000585356 ISBN: 0-8186-7349-4
		M. Berekovic et al.: "Hardware Realization of a Java Virtual Machine For High Performance Multimedia Applications;" 1997 IEEE Workshop on Signal Processing Systems. SIPS 97 Design and Implementation Formerly VLSI Signal Processing, pages 479-488, XP002139288, 1997, New York, NY, USA, IEEE, USA ISBN 0-7803-3806-5
		D.D. Gajski and B.R. Tulpule "High-Speed Masking Rotator", Digital Processes vol. 4, Jan. 1, 1978, pp. 67-87.
		Kazuaki Murakami et al: "SIMO (Single Instruction stream/Multiple instruction Pipelining): A Novel High-Speed Single-Processor Architecture" Computer Architecture News, US, Association for Computing Machinery, New Yor, vol. 17, no. 3, 1 June 1989, pages 78-85, XP000035921
		Steven st al.: "iHARP: a multiple instruction issue processor" IEE Proceedings E. Computers & Digitalk Techniques., vol. 139, no. 5, September 1992, pages 439-449, XP000319892, Institution of Electrical Engineers. Stevanage., GB ISSN: 1350-2387
		A. Wolfe et al: "A Variable Instruction Stream Extension to the VLIW Architecture" Computer Architecture News, US, Association for Computing Machinery, New York, vol. 19, no. 2, 1 April 1991 (1991-04-01), pages 2/14, XP00203245 ISSN: 0163-5964
		Glossner and Vassiliadis: "The DELFT-JAVA Engine: An Introduction" 3 rd International Euro-Par Conference, 26-29 August 1997, pages 29766-770, XP000901534 Passau, DE
		Mendelson and Mendelson: "Toward a General-Purpose Multi-Stream System" PACT '94: Conference on Parallel Architectures and Compilation Techniques, -24-26 August 1994, pages 335-338, XP000571393 Montreal, CA

*U.S. Department of Commerce, Patent and Trademark Office	Atty Docket No.	Serial No.
	SP-3289 US	09/204,479
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicant(s) #16	
(Use several sheets if necessary)	Tremblay, Marc; Joy, William	
	Filing Date	Group
	December 3, 1998	2155



Sheet 5 of 5

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)		
DS		D.M. Tullsen et al: "Simultaneous Multithreading: Maximizing On-Chip Parallelism" Proceedings of the Annual Symposium on Computer Architecture, US, New York, ACM vol. SYMP. 22, 1995, pages 392-403. XP000687825 ISBN: 0-7803-3000-5
		Fite, et al.: "Designing a VAX for Hih Performance", Digital Equipment Corporation High Performance Systems; Comp.con90 35 th IEEE Computer Society International Conference, February 26 – March 26 1990, San Francisco, USA; IEEE Computer Society Press, XP000146163
		P.A. Findlay et al: "HARP: A VLIW RISC Processor", Proceedings of the Advanced Computer Technology, Reliable Systems and Applications 5 th Annual European Computer Conference, Bologna, May 13-16, 1991; IEEE Computer Society Press; ISBN 0-8186-2141-9
		Yim et al., "Single Cycle Access Cache for the Misaligned Data and Instruction Prefetch, " Proceedings for the ASP-DAC 97 Asia and South Pacific Design Automation Conference, pp. 677-678, Jan. 28-31, 1997
Examiner	DAVID P. ENG PRIMARY EXAMINER	Date Considered 4/02
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.		